Complex designs often contain voltage islands that can operate at lower supply voltages to reduce power. These circuits require multiple supply voltages, however, it is challenging to bring in and distribute several voltages on a chip. In this paper, a fully integrated DC-DC buck converter for regional power regulation is introduced. A charge-recycling scheme is used to capture some of the energy stored in the clock-tree load and feed the charge into the DC-DC converter. Furthermore, using the multi-GHz system clock for switching significantly reduces the size of the output filter components, making their integration feasible. As a proof of concept, the proposed circuit is implemented in a 1P7M2T 90nm CMOS process. It operates at 3GHz to convert an input voltage of 1.0V to an output voltage of 0.5 to 0.7V with 40 to 100mA load current.
.8.1 shows the block diagram of two implemented systems: a typical clock-tree network and our converter. A chain of cascaded inverters is used as a clock buffer. C clk represents the clock network capacitance. When the clock is high, C clk is charged through M p . In the other half of the clock cycle, C clk would normally be discharged to ground through M n , wasting the stored charge. Instead, M p and M n can be considered as the power transistors of a switching buck converter and recycle the clock-tree charge to the output filter and consequently to the load.
The combined power and clock circuit are shown in Fig. 29.8.2 and an idealized timing diagram of the internal signals is shown in Fig. 29.8.3. In Fig. 29.8.3, D, T sw , and T delay represent clock dutycycle, switching period (i.e., clock period), and ZVS dead-time, respectively. As shown in Fig. 29 .8.3, there are three modes of operation:
Mode 1 is intended to drive the load and charge C clk through M p . During this time, inductor current increases linearly since the voltage across it is constant.
Mode 2 is intended for charge recycling. Therefore, both M n and M p . are off. The charge that is stored in C clk is moved to the output circuit through the inductor. This results in a rapid drop of V clk , which is intended.
Mode 3 starts when the voltage across M n is close to zero. At this time M n is turned on to provide a low-resistance path for the inductor current. As a result, inductor current decreases linearly. The ZVS operation occurs when M n is turned on while its sourcedrain voltage is close to zero, thereby reducing power loss.
Theoretically, if the falling inductor current crosses zero, M n could be turned off to charge C clk with the negative inductor current, hence providing ZVS operation for M p . In practice, this would increase both output voltage ripple and inductor RMS current. The latter will cause additional power loss in the inductor resistance. By design, the minimum inductor current in this circuit is set close to zero to reduce the inductor RMS current, therefore, no ZVS operation is implemented for M p . Since the inductor current does not stop at zero, the converter operates in continuous conduction mode (CCM).
The delay circuit for the ZVS operation of M n is also shown in Fig.  29 .8.2. To control the exact on/off timing of M n and M p , the single inverter buffer to those transistors is replaced with two separate inverters. To implement the delay time, as shown in Fig. 29 .8.2, the gate of M 1 is connected to V clk instead of the gate of M 2 . Therefore, compared to V p , the rising edge of V n is delayed by T delay , a duration which depends upon how quickly L f drains C clk and how fast M 1 turns on to raise V n . Because of the positive-feedback configuration of M 1 and M n , V clk completes the fall to 0V quite rapidly. To prevent M 1 and M 2 from being on at the same time at the rising edge of V m , the source of M 1 is connected to V p instead of V dd .
The control circuit of the power converter is also shown in Fig The on-chip filter components L f and C f are 320pH and 350pF, respectively. For the inductor, two thick metal layers of the process (M6 and M7) are used in parallel. The capacitors C f and C clk are implemented using the gate capacitance of a transistor array. In our implementation, C clk is estimated to be 12pF.
As the power converter (circuit 1) is integrated within the clock network, an on-chip reference clock network (circuit 2) is also implemented. The effective efficiency (η eff ) is calculated using the difference in power needed to operate circuits 1 and 2 as follows:
Here, P in1 and P in2 are the power dissipation of circuit 1 and 2, respectively, and P out1 is the output power of circuit 1. In our implementation, the circuits have independent supplies. At 3GHz, P in2 is measured to be 39.9mW. For an output voltage of 0.72V at 35.9mA load current (P out1 = 25.7mW), P in1 is measured to be 56.2mW and η eff = 158%. The raw efficiency (η) of the integrated converter and clock network, without accounting for charge recycling, is
For an output voltage of 0.52V at 101mA, η eff = 80% and η = 48%.
The performance of the proposed converter is summarized in 1-4244-0852-0/07/$25.00 ©2007 IEEE. 
